



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/814,774	03/30/2004	David K. Parker	02453.0033.NPUS00	8909
27194 7590 11/09/2007 HOWREY LLP C/O IP DOCKETING DEPARTMENT 2941 FAIRVIEW PARK DRIVE, SUITE 200 FALLS CHURCH, VA 22042-2924			EXAMINER CHU, WUTCHUNG	
			ART UNIT 2619	PAPER NUMBER
			MAIL DATE 11/09/2007	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/814,774

Applicant(s)

PARKER ET AL.

Examiner

Wutchung Chu

Art Unit

2619

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 30 March 2004.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-23 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-23 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 30 March 2004 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>7/5/2007; 11/8/2004</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Abstract

1. Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

2. The abstract of the disclosure is objected to because it is more than a single paragraph and it exceeds the word limitation range. Correction is required. See MPEP § 608.01(b).

Drawings

3. The drawings are objected to because figures 19-22 are blurred. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes

Art Unit: 2619

made to the brief description of the several views of the drawings for consistency.

Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

4. In addition to Replacement Sheets containing the corrected drawing figure(s), applicant is required to submit a marked-up copy of each Replacement Sheet including annotations indicating the changes made to the previous version. The marked-up copy must be clearly labeled as "Annotated Sheets" and must be presented in the amendment or remarks section that explains the change(s) to the drawings. See 37 CFR 1.121(d)(1). Failure to timely submit the proposed drawing and marked-up copy will result in the abandonment of the application.

Specification

5. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 101

6. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Art Unit: 2619

7. Claims 1-10 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Regarding claim 1, the claimed subject matter "A processor readable medium storing a data structure for supporting one or more packet modification operations" is directed toward a software program per se. Since a computer program is merely a set of instructions capable of being executed by a computer, the computer program itself is not a process. In contest, a claimed computer-readable medium encoded with a data structure defines structural and functional interrelationships between the data structure and the computer software and hardware components which permit the data structure's functionality to be realized, and is thus statutory. Claims 2-10 are rejected as they are dependent claims of claim 1 which is rejected.

Claim Rejections - 35 USC § 103

8. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and

Art Unit: 2619

the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

10. Claims 1-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Navada et al., hereinafter Navada, (US2003/0214956) in view of Kishnan (US2003/00225907).

Regarding claim 1, Navada discloses a method and apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches (see **Navada paragraph 17 and paragraph 70 computer program**) comprising:

- a first memory area (see **Navada paragraph 25 first table and figure 2 ref203**); and
- a pointer to a burst of one or more data or mask items (see **Navada paragraphs 29 and 30**) for use by the one or more commands stored in a second memory (see **Navada paragraphs 25 and 30 second table and figure 2 ref205**) area distinct from the first (see **Navada paragraph 26 memories may also be stored in different arrangements**).

Navada discloses all the subject matter of the claimed invention with the exception of a pointer to a sequence of one or more commands implementing one or more packet modification operations. Kishnan from the same or similar fields of endeavor teaches the use of routing engine, which could tag a logical traffic identifier on top of the header or an identifier in a higher or lower OSI layer packet header. The logical network identification array may be implemented as a sparse array of pointers where a location in the array corresponds to a logical network (see **Kishnan paragraph 24 and figure 3 ref306**).

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use the routing engine which tags incoming packets with an logical identifier on top its headers, and it is implemented as a sparse array of pointers as taught by Krishnan in the apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches of Navada in order to conserve valuable memory resources **(see Krishnan paragraph 10)**.

Regarding claim 2, Navada teaches the first and second memory areas are located in different memories **(see Navada paragraphs 26 memories may also be stored in different arrangements)**.

Regarding claim 3, Navada teaches the first and second memory areas are located in the same memory **(see Navada paragraphs 26 specific locations therein are substantially equivalent because tables used in computing and networking devices are commonly implemented in memory)**.

Regarding claim 4, Navada disclose all the subject matter of the claimed invention with the exception of the one or more commands are stored in a packed format. Krishnan from the same or similar fields of endeavor teaches the use of routing engine is configured to obtain from the packet a key, a destination address, and a logical traffic identifier that indicates that the packet corresponds to a logical network **(see Krishnan paragraph 24)**.

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use the routing engine as taught by Krishnan in the apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches of

Art Unit: 2619

Navada in order to conserve valuable memory resources (**see Krishnan paragraph 10**).

Regarding claim 5, Navada teaches the one or more data or mask items (**see Navada paragraph 28 keys**) are stored in a packed format (**see Navada paragraphs 29 the content may also be obtained by substituting predetermined content for the actual content read by the reader, that is, by bit masking and/or by other methods that yield a reproducible content from a given key**).

Regarding claim 6, Navada teaches the one or more data or mask items comprise data items (**see Navada paragraph data entry**) and associated mask items (**see Navada paragraph 62 key**), with a data item stored adjacent to its associated mask item (**see Navada paragraph 62 a data entry associated with a key**).

Regarding claim 7, Navada disclose all the subject matter of the claimed invention with the exception of the first and second memory areas are located in a memory implemented off chip from a modification processor configured to execute the one or more commands.

Krishnan from the same or similar fields of endeavor teaches the use of routing engine (**see figure 3 ref 306**) is configured to obtain from the packet a key, a destination address, and a logical traffic identifier. The routing engine could then be view as an processor which is off chip of the memory controller (**see Navada figure 2 ref215 and paragraph 25**). Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use the routing engine as taught by Krishnan in the apparatus for memory efficient east VLAN lookups and inserts in hardware-based

packet switches of Navada in order to conserve valuable memory resources (**see Krishnan paragraph 10**).

Regarding claim 8, Navada teaches the first memory area is located in a memory implemented on chip with the modification processor (**see Navada figure 2 ref215 memory controller**).

Regarding claim 9, Navada teaches the data structure comprises one or more pointers (**see Navada paragraph 41 pointers**) and disclose all the subject matter of the claimed invention with the exception of each to a sequence of one or more commands implementing one or more packet modification operations. Kishnan from the same or similar fields of endeavor teaches the use of routing engine, which could tag a logical traffic identifier on top of the header or an identifier in a higher or lower OSI layer packet header. The logical network identification array may be implemented as a sparse array of pointers where a location in the array corresponds to a logical network (**see Kishnan paragraph 24 and figure 3 ref306**).

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use the routing engine which tags incoming packets with an logical identifier on top its headers, and it is implemented as a sparse array of pointers as taught by Krishnan in the apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches of Navada in order to conserve valuable memory resources (**see Krishnan paragraph 10**).

Regarding claim 10, Navada teaches the data structure comprises one or more pointers (**see Navada paragraph 41 pointers**), each to a burst of one or more data or

mask items (**see Navada paragraph 30 a pointer for key with content "4" at the fourth location of the second table**).

Regarding claim 11, Navada discloses a method and apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches (**see Navada paragraph 17**) comprising:

- retrieving from a memory a data structure corresponding to the data structure index (**see Navada paragraph 34**), and a pointer to a burst of one of more data or mask items for use by the one or more commands stored in a second memory (**see Navada paragraphs 25 and 30 second table and figure 2 ref205**) area distinct from the first (**see Navada paragraph 26 memories may also be stored in different arrangements**);
- retrieving from the first memory area the one or more commands (**see Navada paragraph 34**);
- retrieving from the second memory area the one or more data or mask items for use by the one or more commands (**see Navada paragraph 34**); and

Navada discloses all the subject matter of the claimed invention with the exception of:

- a pointer to a sequence of one or more commands implementing one or more packet modification operations and stored in a first memory area;
- executing the one or more commands, thereby performing one or more packet modification operations on the packet.

Krishnan from the same or similar fields of endeavor teaches the use of routing engine, which could tag a logical traffic identifier on top of the header or an identifier in a higher or lower OSI layer packet header. The logical network identification array may be implemented as a sparse array of pointers where a location in the array corresponds to a logical network **(see Krishnan paragraph 24 and figure 3 ref306)**.

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use the routing engine which tags incoming packets with an logical identifier on top its headers, and it is implemented as a sparse array of pointers as taught by Krishnan in the apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches of Navada in order to conserve valuable memory resources **(see Krishnan paragraph 10)**.

Regarding claim 14, Navada teaches the first and second memory areas are located in different memories **(see Navada paragraphs 26 memories may also be stored in different arrangements)**.

Regarding claim 15, Navada teaches the first and second memory areas are located in the same memory **(see Navada paragraphs 26 specific locations therein are substantially equivalent because tables used in computing and networking devices are commonly implemented in memory)**.

Regarding claim 16, Navada disclose all the subject matter of the claimed invention with the exception of the one or more commands are stored in a packed format. Krishnan from the same or similar fields of endeavor teaches the use of routing engine is configured to obtain from the packet a key, a destination address, and a

logical traffic identifier that indicates that the packet corresponds to a logical network **(see Krishnan paragraph 24)**.

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use the routing engine as taught by Krishnan in the apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches of Navada in order to conserve valuable memory resources **(see Krishnan paragraph 10)**.

Regarding claim 17, Navada teaches the one or more data or mask items **(see Navada paragraph 28 keys)** are stored in a packed format **(see Navada paragraphs 29 the content may also be obtained by substituting predetermined content for the actual content read by the reader, that is, by bit masking and/or by other methods that yield a reproducible content from a given key)**.

Regarding claim 18, Navada teaches the one or more data or mask items comprise data items **(see Navada paragraph data entry)** and associated mask items **(see Navada paragraph 62 key)**, with a data item stored adjacent to its associated mask item **(see Navada paragraph 62 a data entry associated with a key)**.

Regarding claim 19, Navada disclose all the subject matter of the claimed invention with the exception of the first and second memory areas are located in a memory implemented off chip from a modification processor configured to execute the one or more commands.

Krishnan from the same or similar fields of endeavor teaches the use of routing engine **(see figure 3 ref 306)** is configured to obtain from the packet a key, a

Art Unit: 2619

destination address, and a logical traffic identifier. The routing engine could then be view as an processor which is off chip of the memory controller (**see Navada figure 2 ref215 and paragraph 25**). Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use the routing engine as taught by Krishnan in the apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches of Navada in order to conserve valuable memory resources (**see Krishnan paragraph 10**).

Regarding claim 20, Navada teaches the first memory area is located in a memory implemented on chip with the modification processor (**see Navada figure 2 ref215 memory controller**).

Regarding claim 21, Navada teaches the data structure comprises one or more pointers (**see Navada paragraph 41 pointers**) and disclose all the subject matter of the claimed invention with the exception of each to a sequence of one or more commands implementing one or more packet modification operations. Kishnan from the same or similar fields of endeavor teaches the use of routing engine, which could tag a logical traffic identifier on top of the header or an identifier in a higher or lower OSI layer packet header. The logical network identification array may be implemented as a sparse array of pointers where a location in the array corresponds to a logical network (**see Kishnan paragraph 24 and figure 3 ref306**).

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use the routing engine which tags incoming packets with an logical identifier on top its headers, and it is implemented as a sparse array of pointers as

Art Unit: 2619

taught by Krishnan in the apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches of Navada in order to conserve valuable memory resources (see **Krishnan paragraph 10**).

Regarding claim 22, Navada teaches the data structure comprises one or more pointers (see **Navada paragraph 41 pointers**), each to a burst of one or more data or mask items (see **Navada paragraph 30 a pointer for key with content "4" at the fourth location of the second table**).

Regarding claim 23, Navada discloses a method and apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches (see **Navada paragraph 17**) comprising:

- a step for retrieving from a memory a data structure corresponding to the data structure index (see **Navada paragraph 34**), and a pointer to a burst of one of more data or mask items for use by the one or more commands stored in a second memory (see **Navada paragraphs 25 and 30 second table and figure 2 ref205**) area distinct from the first (see **Navada paragraph 26 memories may also be stored in different arrangements**);
- a step for retrieving from the first memory area the one or more commands (see **Navada paragraph 34**);
- a step for retrieving from the second memory area the one or more data or mask items for use by the one or more commands (see **Navada paragraph 34**); and

Navada discloses all the subject matter of the claimed invention with the exception of:

Art Unit: 2619

- a pointer to a sequence of one or more commands implementing one or more packet modification operations and stored in a first memory area;
- a step for executing the one or more commands, thereby performing one or more packet modification operations on the packet.

Krishnan from the same or similar fields of endeavor teaches the use of routing engine, which could tag a logical traffic identifier on top of the header or an identifier in a higher or lower OSI layer packet header. The logical network identification array may be implemented as a sparse array of pointers where a location in the array corresponds to a logical network (**see Krishnan paragraph 24 and figure 3 ref306**).

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use the routing engine which tags incoming packets with an logical identifier on top its headers, and it is implemented as a sparse array of pointers as taught by Krishnan in the apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches of Navada in order to conserve valuable memory resources (**see Krishnan paragraph 10**).

11. Claims 12-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Navada and Krishnan as applied to claim 11 above, and further in view of Shankar et al. (US2004/0066780).

Regarding claims 12 and 13, Navada disclose all the subject matter of the claimed invention with the exception of:

- the first portion of the switch is an egress portion of the switch.

- the second portion of the switch is an ingress portion of the switch.

Shankar et al. from the same or similar fields of endeavor teaches the use of ingress port and egress port of the network device (see **Shankar et al. paragraph 25**). Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use the ingress port and egress port of the network device as taught by Shankar et al. in the modified apparatus for memory efficient east VLAN lookups and inserts in hardware-based packet switches of Navada and Krishnan in order to provide connections.

Conclusion

12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Shiga et al. (US2005/0044199)

Kadambi et al. (US2004/0174898)

Schwartz et al. (US6185214)

Nelson (US6292838)

Malalur (US6842457)

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Wutchung Chu whose telephone number is 571 270 1411. The examiner can normally be reached on Monday - Friday 1000 - 1500EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Edan D. Orgad can be reached on 571 272 7884. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/WC/
Wutchung Chu

EDAN D. ORGAD
SUPERVISORY PATENT EXAMINER

Edan Orgad 11/7/07